Abstract
I. INTRODUCTION
Symmetry input identification is to find the symmetric relation of all inputs. Symmetric input sets are the subsets of inputs. Grouping symmetric inputs to form symmetric input sets and thus any permutations of the inputs within a subset leave the function invariant. The problem to find the maximal symmetric inputs sets has been formulated in [3] [4]: Given a function ( ) f x , find maximal subsets of inputs 1 2 , ,..., X n x x x , such that 1 2 ... X n x x x and the inputs in every i x can be permuted in any fashion without changing the functionality.
Method to finding the maximal symmetric input sets is based on finding all pairs of symmetric inputs and then take the unions of all the pairs having nonempty intersection. Previous approaches [2[3] [6] are based on checking the equality of cofactors of the function. The maximal symmetric input sets could be computed after checking all symmetric pairs. However, those approaches are very time-consuming and not feasible for large functions. While the number of inputs is large, representing functions using BDDs will improve the efficiency of cofactor computation. A simple symmetry test is to check whether the BDD representations of two cofactor functions are isomorphic or not. This can be seen in Figure 1 . However, computing multiple cofactor pairs is still expensive for large functions. This is because the repeated computation leads to create --------------------This work was supported in part by the National Science Council of R.O.C. under Grant NSC94-2220-E-007-041. and delete a large number of intermediate BDD nodes. Previous approaches based on BDDs and Boolean functions are summarized as follows. [6] avoids redundant cofactor computation by some criterions and thus speed up the computation process. An efficient algorithm without computing cofactors is proposed in [2] . [10] uses a K-Disjointness Paradigm which can compute disjoint situations with Hamming distance K between Boolean function to find the maximum symmetries. [11] formulates symmetry identification as an equation without using cofactor computation and equivalence checking. In addition to BDD-based and Boolean function-based methods, simulation-based approaches were applied to circuits without having compact BDDs or Boolean functions representation. [5] establishes two stages to accomplish the symmetric input identification and using a simulation-based method as the first stage of its two-stage algorithm.
Most of previous works focus on determining nonequivalence (NE) symmetry. For NE symmetry, symmetric pair is an equivalence relation. However, this is not true for equivalence (E) symmetry. For example, three inputs { i x , j x , k x } could be distinguished as NE symmetric inputs by any two symmetric pairs are held because of transitivity. But for E symmetry, three pairs of inputs have to be symmetric simultaneously. Consequently, determining E symmetry needs more efforts than determining NE symmetry. This paper proposes a simulation-based approach to determining E symmetry.
The remainder of the paper is organized as follows. In the next section we briefly overview different types of symmetries and introduce the representation of maximal symmetric input sets. Our algorithm will be presented in Section 3. The experimental results of E symmetry are 
II. PRELIMINARIES
This section reviews different types of symmetries at first. Then, we introduce a representation for maximal symmetric input sets. Finally, we show the naïve approach to identifying symmetric inputs. x except the diagonal entries. This representation is very simple but hard to understand globally. Therefore, we use Symmetric -ASymmetric Inputs (SASIs) [9] [1], which is an implicit representation to present the maximal symmetric input sets. By the SASIs, if any two inputs are not in the same group, then they are asymmetric inputs. Otherwise they are "possibly" symmetric. For an N-input circuit, we number the inputs from 1 to N. Initially, we can assume that all inputs are possibly symmetric, so the SASIs representation is (1 2 3 …. N). If we can confirm that input i is asymmetric to the other inputs, the SASIs representation is (i) (1 2 …. i-1 i+1 N). The following example demonstrates the details of the SASIs representation.
A. Overview of Symmetries
Example 2.1: Given a 10-input circuit, the inputs are numbered from 1 to 10. Initially, we assume all inputs are possibly symmetric and thus the corresponding SASIs representation is (1 2 3 4 5 6 7 8 9 10). While the SASIs representation is (1 2 3 4 5) (6 7 8) (9) (10), it indicates that input 9 and input 10 are asymmetric to the other inputs. If SASIs representation could be divided into ten groups, then we claim that all inputs are asymmetric inputs. It is clear that to identify two inputs are E asymmetric is easier than to identify they are E symmetric. Thus, our approach will target at the identification of asymmetric inputs. . It conducts 100 161,700 = 16,170,000 comparisons for identifying E symmetry.
C. Naïve Approach
The heuristic approach fails due to a great number of patterns and comparisons have to be generated and conducted. The number of patterns in a pattern set depends on two factors, one is the length of a pattern, i.e., the number of inputs. The other is the number of 1s in a pattern of the pattern set. Since the pattern set is determined by the number of 1s, it seems difficult in reducing this factor. Therefore, we attempt to divide inputs into as many groups as possible. Therefore, an improved approach is introduced.
Definition 3.2[1]:
A multiple element group (MEG) is a group that contains more than one element in the SASIs representation. A single element group (SEG) is a group that contains only one element.
The improved approach aims at each MEG and generates the corresponding pattern sets for each MEG. While the size of MEG is reduced, the number of pattern in a pattern set could also be reduced. C ) 2 = 100, respectively. As compared with the heuristic approach, the improved approach is effective in diminishing the total number of patterns and comparisons.
If the size of MEG is large, the number of patterns to be generated is still large. Thus, next we will propose an algorithm that systematically generates smaller number of patterns to distinguish as many E-asymmetric inputs as possible. (2 3 5 6 7 8 9), we number the position from left to right as 1 to 7. Please note the distance of a VP is the difference of relative position. While the initial position (position number is 1) or the allocation of elements in an MEG is changed, the distance of VPs would also be changed. All VPs in the MEG are listed by their distances in Table I . (3, 5) , (5,6),6,7), (7, 8) , (8, 9) (2,5), (3, 6) , (5,7), (6, 8) , (7, 9 ) (2,6), (3, 7) , (5, 8) , (6,9) (2,7), (3, 8) , (5,9 3 5 6 7 8 9). The circular pattern set 7 3,1 is {0110100000, 0010110000, 0000111000, 0000011100, 0000001110, 0100000110, 0110000010}. To represent the patterns concisely, a simple representation that indicates which inputs are assigned 1 is used. Hence the simple representation of 7 3,1 is {(2,3,5), (3, 5, 6) , (5, 6, 7) , (6, 7, 8) , (7, 8, 9) , (8,9,2), (9,2,3)}. The circular pattern set 7 3,2 is {0110010000, 0010101000, 0000110100, 0000011010, 0100001100, 0010000110, 0100100010} and the corresponding simple representation is { (2,3,6 ), (3, 5, 7) , (5, 6, 8) , (6, 7, 9) , (7, 8, 2) , (8,9,3), (9,2,5)}. ( 2 3 5 6 7 8 9). Those two circular pattern sets can be used to recognize VPs with distance 1 and 6. This can be seen in Figure 4 . Similarly, circular pattern set Those two illustrations could be seen in Figure 5 and Figure 6 . It is obvious that those three circular pattern sets can cover all distances of all VPs. Figure 7 shows the flow chart that we proposed for finding maximal symmetric inputs sets. Our approach reads a design with arbitrary levels and generates patterns. The results of patterns provide information to the remaining VPs. Grouping all remaining VPs to from the updated SASIs. Then further heuristic patterns are generated and simulated again by the updated SASIs in the next iteration. If all inputs are recognized as asymmetric or the iterations are over the bound, our approach will be terminated and the maximal symmetric input sets will be returned. 
IV. EXPERIMENTAL RESULTS
We have implemented the proposed algorithm in Verilog HDL. Experiments are conducted over a set of ISCAS-85 and MCNC benchmarks which are described in Verilog HDL.
We compare the experimental results with [10] . [10] is an BDD-based approach for E symmetry identification. It claims that all VPs can be identified exactly. Table II summarizes the experimental results of [10] and ours. The first column shows the name of each benchmark and the following two columns #in and #out represent the number of inputs and outputs. The following columns show the CPU time measured in second and the results. In [10] , the time for building BDDs was not listed. We construct the BDDs for each benchmark by CUDD package [7] without using any reordering technique and its time is shown in the "reading" column on a "SUN SPARC II" workstation measured in second. The last column shows the number of variable pairs that cannot be recognized as asymmetric inputs by [10] and our approach. According to Table II, our CPU time is less than that of [10] with including the time of BDD construction, and our results are the same with [10] for most benchmarks. In c2670 and c7552, however, our approach returns more VPs that cannot be recognized as asymmetric than [10] , but the CPU time is less than that of [10] . Note that our approach is applicable to the designs whose compact BDDs cannot be built. For example, c6288 is a multiplier design, one cannot have an efficient BDD representation for it. Hence, the proposed approach is a robust approach to some degree.
V. CONCLUSIONS
Random simulation could also find some asymmetric VPs. But it may generate redundant patterns for some recognized asymmetric VPs. Thus, simulation with randomly generated patterns is inefficient. In this paper, we propose a systematic patterns search algorithm for computing maximal symmetric inputs sets. It is applicable to designs described in arbitrary level, especially to high-level and black box designs. Experimental results on ISCAS-85 and MCNC benchmarks demonstrate the effectiveness and efficiency of our approach. 
